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Motivation
•

Demand for faster and lower power communications
networks and devices is increasing
– SoCs being designed in more scaled technologies
– Current demands require PLL in GHz range
•
•
•
•

•

Frequency synthesis for clock generation
Clock and data recovery (CDR) for high speed IOs
Frequency modulation and demodulation
VCOs are a core block in PLLs

Design challenges in deep sub-micron
–
–
–
–
–

Lower supply voltage (sub 1 V)
Worse short-channel effects
Higher process variation
More influence from parasitics
Higher flicker and thermal noise

Frequency synthesizer

Basic PLL
2/5/2016

CDR circuit
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Contributions of this work

1.
2.
3.
4.
5.
6.

2/5/2016

MATLAB model for predicting center frequency and phase noise of single-ended ring oscillators
MATLAB model for design of NMOS-only and self-biased CMOS LCVCOs
Case study showing disadvantages of using an LDO for tuning and regulation of ring oscillators in deep sub-micron technology
New digital tuning method for LCVCOs
Detailed performance comparison of ring oscillators and LCVCOs in a deep sub-micron technology
Test chip in GlobalFoundries 28 nm HPP CMOS process
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Theory: VCOs
•

Basic VCO block diagram
VCO frequency

VCO characteristics
• Center frequency and tuning range
• Center frequency is frequency in middle range of Vctrl
• LCVCO generally has higher center frequency
• Tuning range is range of frequency around center
• Ring VCO generally has greater tuning range
• Power consumption and area
• LCVCO has higher power consumption and area
• Mostly due to size of integrated inductor
• Manufacturability
• LCVCO is harder to integrate into some processes due to integrated inductor
• Phase noise
• Phase noise is jitter in frequency domain seen as sideband noise power around center frequency
• LCVCO generally has lower phase noise

VCO gain

2/5/2016
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Theory: Ring Oscillators and LCVCOs

LC oscillator with cross-coupled differential pair
Single-ended ring oscillator
Center frequency

Negative resistance -2/gm must be equivalent to parasitic
tank resistance 2Rp
LC voltage-controlled oscillator with
cross-coupled differential pair

Center frequency
Phase noise of ring VCO

Phase noise of LCVCO

Ec related to vsat and µeff from SCM
2/5/2016
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VCO Topologies: Ring Oscillators

•

Five ring oscillators of 5, 7, 9, 11, and 15 stages (with no LDO) were designed and simulated to check
accuracy of frequency prediction model versus simulation results

•

Three 5 GHz ring VCO systems were designed and simulated for a case study of LDO versus no LDO
• VCO1 is a 7 stage LDO regulated ring VCO
• With LDO using thin oxide devices and a 0.85 V supply
• Supply across ring oscillator delay stages is reduced by roughly 0.15 V due to drop across regulator
•

VCO2 is a 15 stage LDO regulated ring VCO
• With LDO using medium oxide devices and a 1.5 V supply
• Enables full 0.85 V across the ring oscillator delay stages

•

VCO3 is 11 stage varactor-tuned ring VCO with 0.85 V supply and no LDO

2/5/2016
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VCO Topologies: Ring Oscillators

Varactor-tuned ring VCO
•

Low dropout regulator (LDO) tuned ring VCO
•
•

Advantages
• Good power supply noise rejection
Disadvantages
• More power consumption and area
• Limited output swing
• More noise sources contributing to phase noise
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•

Advantages
• Less power consumption and area
• Output swing up to VDD
• Fewer noise sources contributing to phase noise
Disadvantages
• Poor power supply noise rejection

Varactor-tuned ring VCO may be more
preferable in deep sub-micron technologies

8

VCO Topologies: LCVCOs

•

Four LCVCO were designed
• 15 GHz Varactor-tuned NMOS-only (VT NMOS)
• 14.2 GHz Digitally-tuned NMOS-only (DT NMOS)
• 9 GHz Varactor-tuned self-biased CMOS (VT CMOS)
• 8.2 GHz Digitally-tuned self-biased CMOS (DT CMOS)

•

The varactor-tuned topologies are tuned using one varactor pair receiving Vctrl in range of 0-0.85 V

•

The digitally-tuned topologies tuned using four banks of varactor pairs biased at either 0 V or 0.85 V
• Varactors operate only in min or max capacitance region of C-V curve
• Increases tuning range and selectivity
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VCO Topologies: NMOS-only LCVCOs

•
•

Varactor-tuned NMOS-only LCVCO
(VT NMOS)
•
•

Digitally-tuned LCVCO bias scheme:
Encode 16 capacitance values from 4-bit digital bias
• Capacitors Cv2=2Cv1, Cv3=4Cv1, and Cv4=8Cv1
• Controlled through 4-bit external bias voltages Vb1, Vb2,
Vb3, and Vb4, where Vb1 is the LSB and Vb4 the MSB.
• Bias voltages either 0 V or 0.85 V, making capacitance
minimum or maximum.

NMOS-only has higher speed
VDD on inductor enables higher output swing
Digitally-tuned NMOS-only LCVCO
(DT NMOS)
2/5/2016

RIT EME | Rambus | Evan Jorgensen | 2015

10

VCO Topologies: Self-biased CMOS LCVCOs

•
•

Removing current source maximizes output swing
Removes associated noise

•
Varactor-tuned self-biased
CMOS LCVCO (VT CMOS)

Uses same bias scheme as
Digitally-tuned NMOS LCVCO

Digitally-tuned self-biased
CMOS LCVCO (DT CMOS)
2/5/2016
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Design Method: Ring Oscillators
•

Design method based on more accurate expression for center frequency
• Accurate consideration of inter-stage capacitances
• Effect from gate resistance

•
•

Design variables Wn, Wp, L, VDD, and N are inputs
Center frequency is output

Distributed gate resistance

•
•
Inter-stage input and parasitic capacitances

Gate resistance affects circuit through
voltage drop across Rg onto Cin
This shifts the time when the output
voltage swing crosses midpoint VDD/2

After considering this effect and going through calculations, end up with Rg frequency multiplier term
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Design Method: LCVCOs
•

Design method based on the following criteria:
• Frequency and tuning range
• Tank amplitude constraint
• Startup condition

Tank amplitude constraint

Startup condition

Frequency and tuning range

gtank,max occurs at Cv,max
Expressions for ωmin and ωmax, Vtank,min, and gactive are solved for Cv,max
in terms of Wn and plotted in MATLAB over a range of Wn
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Results: Ring Oscillator Frequency Model and Phase Noise

•

Ring oscillators of 7, 9, 11, 13 and 15 stages designed and simulated
• Rg has significant effect on frequency
• Model without Rg overestimates frequency by about 15%
• Model with Rg predicts frequency within 1-2%
2/5/2016

•

Predicted versus simulated phase noise
• Beyond 1 MHz offset frequency simulated and predicted are close
• Within 1 MHz simulated is worse than predicted due to flicker
noise not being accounted for in expression
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Results: Ring Oscillator LDO Comparison

•

Tuning range of VCO3 is lower than that
of both LDO-tuned VCOs
•

•

Phase noise of both LDO-tuned VCOs
are nearly the same with and without
PSN
•

•

Shows LDO PSR is working

Phase noise of VCO3 is significantly
lower than VCO1 and VCO2 even with
PSN
•

2/5/2016

Selectivity of VCO3 is greater

Shows varactor-tuning method may be
preferred over LDO-tuning method
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Results: LCVCOs

•

Valid design space
•
•
•
•

•

2/5/2016

below upper TR limit
above lower TR limit
below tank amplitude constraint
below startup condition

Optimize through parametric
simulation within valid design
space
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Results: LCVCOs

6%

•

•

Tuning range of digitally-tuned
LCVCOs is nearly double that of
varactor-tuned
Frequency tuned in flat steps giving
greater selectivity

10%

5%

2/5/2016

9%

RIT EME | Rambus | Evan Jorgensen | 2015

17

Results: LCVCO Phase Noise

•
•
-90 dBc/Hz

•

Phase noise in general is fairly
close to predicted
VT NMOS has best phase noise
-97 dBc/Hz at 1 MHz offset
DT CMOS improves phase
noise over VT CMOS by -3
dBc/Hz

-80 dBc/Hz
-83 dBc/Hz
-94 dBc/Hz
-97 dBc/Hz
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Physical Design and Layout of all VCOs

•
•
•

Octagonal structures are symmetric spiral inductors
one for each of the 4 LCVOs
Output signals from all VCOs are shielded by GND lines

2/5/2016

•
•

Output of all LCVCOs goes to RF probe pads through CML buffers
Output of ring oscillators goes to bondpads through tapered inverter
buffers
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Conclusions

Ring Oscillators

•

•

LCVCOs

Rg has significant effect on predicting center frequency
• With inclusion of Rg model is accurate to within
1-2%
Varactor-tuned ring oscillators are preferred to LDOtuned ring oscillators

2/5/2016

•
•

•

VT NMOS LCVCO has overall best phase noise of -97
dBc/Hz at 1 MHz offset
Digitally-tuned method improves tuning range
• NMOS LCVCO by 50%
• CMOS LCVCO by 100%
Phase noise improved by 3 dBc/Hz with DT CMOS
LCVCO
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Future Work

•
•

Design in 14 nm FinFET PDK
Preliminary results for VCOs designed in 14 nm FinFET
– Tuning range of LCVCOs in 14 nm FinFET is roughly 2X that of those designed in 28 nm planar CMOS
– Phase noise of LCVCOs is affected more by Vctrl

•

Further work in 14 nm FinFET PDK will continue with other students in research group
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